A low power micromechanical capacitive accelerometer system is presented with hybrid signal output in this paper. Correlated-doublesample (CDS) technique is utilized in the front end circuit to ensure low noise output signal. The accelerometer system provides direct digital output, and analog output is also available. The chip is implemented in a standard 0.35 µm CMOS process with a power dissipation of 19 mW from a single 5 V supply. The digital output signal achieved a noise floor of 2 µg/√Hz, and the precision of analog output signal is 3.75 µg/√Hz. Fig. 7. Measured PSD of the closed-loop digital micromachined accelerometer
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Introduction
Capacitive accelerometers, often operating in a closed loop, have the characters of good linearity and resolution and a high signal bandwidth, and gain increasing popularity [1, 2] . In order to achieve low-noise performance, a low-noise sensor element with high quality factor (Q) is needed to be incorporated in a high-order sigma-delta loop. This could obtain direct digital output signal, but it will complicate the design due to the stability issue. A high-Q sensor element increases the settling time, which requires an electronic damping by electrostatic feedback force [3] . Meanwhile, a high-Q sensor element in a high-order loop needs heavy phase compensation to maintain a stable system. To simplify the design, a low-Q sensor element with 1 µg/ p Hz noise floor can be applied, which meets most of the high performance applications [4] .
Despite sigma-delta interface circuits for capacitive accelerometers provide direct digital output and are insensitive to process variation, they face the truth that noise folding effects, residual motion and high clock frequency sampling will limit the overall performance of the sensor. Therefore, continuous-time readout is also popular in some applications. Usually a high precision ADC is used to convert the analog output signal to the digital domain using the same reference voltage as the interface to eliminate the supply dependence of the output [3] .
In order to achieve a high performance accelerometer system with relative low power dissipation, a hybrid interface circuit with continuous-time readout and sigma-delta closed-loop is designed to get the above-mentioned advantages of both topologies.
2 Sensing element and system Fig. 1 shows the overall blocks with detailed front-end charge sensing amplifier and correlated-double-sampling. The equivalent half-bridge model of the bulk micromachined accelerometer in Fig. 1 consists of variable capacitors C S1 and C S2 . The sensitive capacitance C f is 10 pF, and C c and C H is both 5 pF. A larger sampling capacitor will increase the phase shift. Equation (1) presents the acceleration-to-displacement transfer function of mechanical sensing element.
where b, k and m are the damping coefficient, the spring constant and the proof mass, respectively. The function can be transferred to equation (2) in low frequency.
. Therefore, the low frequency acceleration can be linearly converted to the change of the variable capacitors C S1 and C S2 . To avoid the stability issue of the high-order digital path, a low-Q sensor element with 1 µg/ p Hz noise floor is applied, and it is not necessary to insert a phase compensator into the highorder loop. Fig. 2 gives the main timing schematic of the front end circuit. Due to the correlated-double-sampling (firstly s8 turns on to sample the low frequency noise, then s8 turns off and s9 turns on, and the low frequency noise and signal are both sampled), the low frequency noise Vn can be eliminated, and the highprecision signal V SA is achieved as shown in (3) [5, 6, 7] .
The sampled and hold signal V SA is chosen by the output control block to select the signal path. The analog output signal path consists of a proportional-integralderivative controller (PID controller), a low pass filter (LPF) and a hold amplifier A3. The digital output signal path includes the integrators, comparator and 1 bit DAC. The analog output signal path feedback and digital output signal path feedback is chosen by the feedback control.
3 Main block circuits Fig. 3 shows a third order sigma-delta modulator in the digital path, and the distributed feedback capacitor is not shared with the sampling capacitor to achieve small distributed feedback factor [8] . The sampling capacitance C s1 of the first integrator is 1 pF, and other sampling capacitances are scaled down due to the frontend gain to shape the noise and linearity, therefore, the power dissipation and chip area decreases [9] . The operational amplifier of the first integrator is a gain-boosting topology to enhance the low-frequency direct current (DC) gain, and the second and third integrators have a differential single-stage folded-cascode topology. P1 and P2 are non-overlap clocks, which are also given in Fig. 3 . The quantizer in Fig. 3 consists of a dynamic comparator and a latch. The output bit stream signal Vd is converted to analog feedback signal V f by the 1 bit DAC. The modulator consumes a power of 2 mW. The PID controller for the analog feedback loop is illustrated in Fig. 4 . The PID controller is effective especially for a vacuum-packaged sensor element.
The transfer function of the PID controller is shown in (4) [10], and K p ¼
The PID controller introduces a zero point located in the ÀK D =K P in the closed-loop transfer function, which compensates the damping ratio of the analog closed-loop system and improves the stability of the system with a low damping sensor element. The static power dissipation of the PID is less than 1 mW. The output of PID is filtered by a passive LPF, which provides high-precision analog output signal. The PID output is also buffered by an OPA with a high DC gain to drive the sensor element. The low power interface circuit for the accelerometer system was fabricated in a standard 0.5 µm CMOS process. Fig. 5 shows the chip micrograph with active circuit area measured 2:5 Â 3 mm 2 . A low-Q capacitive bulk micromachined accelerometer with Brown noise near 1 µg/ p Hz is wire-bonded to the chip. The system including analog and digital loop is powered by a single 5 V supply. The sampling clock is 125 kHz, which is divided from an on-chip oscillator with 1 MHz frequency. The whole power dissipation is 19 mW.
The closed-loop sensitivity is 1.2 V/g by performing the system on a dividing head. The PSD result of the analog output is given in Fig. 6 . The measured low frequency noise below 100 Hz is lower than −105 dB/ p Hz, which results in an equivalent 3.75 µg/ p Hz low frequency floor. The digital output is captured by Agilent Logic Analyzer 16804A and processed in Matlab program. A 65536-point bit stream is calculated and shown in Fig. 7 . The low frequency noise is eliminated by the CDS technique, and a low noise floor of −120 dB/ p Hz is achieved. The equivalent input acceleration noise is about 2 µg/ p Hz below 1 kHz bandwidth. This work achieved a hybrid system with analog and digital output signal for a capacitive accelerometer by dissipating a power of only 19 mW. The measured closed-loop sensitivity of the loop is 1.2 V/g. An equivalent 3.75 µg/ p Hz low frequency floor is achieved for the analog loop and 2 µg/ p Hz for the digital loop with a 1 kHz bandwidth.
